


The diagram illustrates a PLL circuit for a video signal processing system. The main components and their interconnections are as follows:

- Input Signals:**
  - RESET:** Connected to the Frequency Divider (86), the Synchronization Signal Detecting Circuit (84), and the Control Circuit (91).
  - READ EFM SIGNAL:** Connected to the Synchronization Signal Detecting Circuit (84).
  - ATIP Synchronization Signal or Interpolation Signal Thereof:** Connected to the Synchronization Signal Detecting Circuit (84).
- Frequency Divider (86):** Receives  $V_{sync\ 1}$  and outputs  $(N \cdot f_1)$  to the Phase Comparator (72).
- Phase Comparator (72):** Receives  $(N \cdot f_1)$  and  $\phi_1$  from the VCO (70). Its output is fed into the Loop Filter (78) and the Summing Junction (76).
- Loop Filter (78):** Receives the output from the Phase Comparator (72) and the Summing Junction (76). Its output is fed into the VCO (70).
- VCO (70):** Receives the output from the Loop Filter (78) and outputs  $\phi_1$  to the Phase Comparator (72) and  $\phi_2$  to the Phase Comparator (82).
- Summing Junction (76):** Receives the output from the Phase Comparator (72) and the output from the Phase Comparator (82). Its output is fed into the Loop Filter (78).
- Phase Comparator (82):** Receives  $\phi_2$  from the VCO (70) and  $\phi_1$  from the Phase Comparator (72). Its output is fed into the Summing Junction (76) and the Phase Comparator (90).
- Phase Comparator (90):** Receives  $\phi_2$  from the VCO (70) and  $\phi_1$  from the Phase Comparator (82). Its output is fed into the Write Signal Generator (88) and the Control Circuit (91).
- Write Signal Generator (88):** Receives the output from the Phase Comparator (90) and outputs the **WRITE SIGNAL**.
- Control Circuit (91):** Receives the output from the Phase Comparator (90) and outputs the **WRITE SIGNAL**.
- Other Components:**
  - 68: CONTROL LOOP:** A dashed box enclosing the Frequency Divider (86), Phase Comparator (72), Loop Filter (78), and VCO (70).
  - 66: CONTROL LOOP:** A dashed box enclosing the Phase Comparator (72), Loop Filter (78), and VCO (70).
  - 60: PLL CIRCUIT:** A dashed box enclosing the entire PLL circuit.
  - 80:** A block labeled  $1/M$  that receives  $\phi_2$  from the VCO (70) and outputs  $\phi_1$  to the Phase Comparator (72).
  - 82:** A block labeled  $1/N$  that receives  $\phi_1$  from the VCO (70) and outputs  $\phi_2$  to the Phase Comparator (82).
  - 84:** A block labeled  $1/M$  that receives  $\phi_2$  from the VCO (70) and outputs  $\phi_1$  to the Phase Comparator (72).
  - 86:** A block labeled  $1/N$  that receives  $\phi_1$  from the VCO (70) and outputs  $\phi_2$  to the Phase Comparator (82).
  - 88:** A block labeled  $1/M$  that receives  $\phi_2$  from the VCO (70) and outputs  $\phi_1$  to the Phase Comparator (72).
  - 90:** A block labeled  $1/N$  that receives  $\phi_1$  from the VCO (70) and outputs  $\phi_2$  to the Phase Comparator (82).

## INSTRUCTION FOR ADDITIONAL WRITING

FIG.2



**FIG. 3**




FIG.4





FIG.5



6/9

FIG.6




FIG.7





FIG. 8





The diagram illustrates a PLL circuit (147) for a video recording device. It consists of several interconnected blocks:

- Input Signals:** READ EFM SIGNAL, RESET, and ATP SYNCHRONIZATION SIGNAL OR INTERPOLATION SIGNAL THEREOF.
- Frequency Division and Phase Comparison (153):** The READ EFM SIGNAL is divided by  $1/N$  (155) to produce  $(N \cdot f_i)$ . This signal, along with the RESET signal, is fed into a PHASE COMPARATOR (153).
- Frequency Divider (177):** The output of the phase comparator (153) is sent to a FREQUENCY DIVIDER (177), which produces  $V_{sync\ 1}$ .
- VCO and Loop Filter (159):**  $V_{sync\ 1}$  is fed into a VCO (161) through a LOOP FILTER (159). The output of the VCO is the READ CLOCK.
- Write Clock Generation (167):** The READ CLOCK is divided by  $1/M$  (169) to produce  $\phi_2$ . This signal, along with the ATP signal, is fed into a PHASE COMPARATOR (151).
- Write Signal Generation (179):** The output of the phase comparator (151) is sent to a VCO (167) through a LOOP FILTER (173). The output of the VCO is the WRITE CLOCK.
- Control and Switching (163, 165, 175):** The ATP signal is also fed into a PHASE COMPARATOR (163) and a SELECTOR (165). The output of the phase comparator (163) is sent to the SELECTOR (165). The output of the SELECTOR (165) is the SWITCHING SIGNAL WG, which is fed into a WRITE SIGNAL GENERATOR (179).
- Dividing Ratio Control (181):** The ATP signal is also fed into a PHASE COMPARATOR (181). The output of the phase comparator (181) is sent to a DIVIDING RATIO CONTROL block (183).
- Control Circuit (183):** The DIVIDING RATIO CONTROL block (183) receives the ATP signal and the output of the phase comparator (181). It outputs a CONTROL SIGNAL to the WRITE SIGNAL GENERATOR (179).
- Sync Signals:** The ATP signal is also fed into a SYNC 1 block (175) and a SYNC 2 block (177). The output of the SYNC 1 block (175) is the SYNC 1 signal, and the output of the SYNC 2 block (177) is the SYNC 2 signal.
- PLL Circuit (149):** The entire circuit is labeled as the PLL CIRCUIT (149).

## INSTRUCTION FOR ADDITIONAL WRITING